FAIRCHILD

SEMICONDUCTOR

October 1987 Revised January 2004

MM74C373 • MM74C374 3-STATE Octal D-Type Latch • 3-STATE Octal D-Type Flip-Flop

General Description

Ordering Code:

The MM74C373 and MM74C374 are integrated, complementary MOS (CMOS), 8-bit storage elements with 3-STATE outputs. These outputs have been specially designed to drive high capacitive loads, such as one might find when driving a bus, and to have a fan out of 1 when driving standard TTL. When a high logic level is applied to the OUTPUT DISABLE input, all outputs go to a high impedance state, regardless of what signals are present at the other inputs and the state of the storage elements.

The MM74C373 is an 8-bit latch. When LATCH ENABLE is high, the Q outputs will follow the D inputs. When LATCH ENABLE goes low, data at the D inputs, which meets the set-up and hold time requirements, will be retained at the outputs until LATCH ENABLE returns high again.

The MM74C374 is an 8-bit, D-type, positive-edge triggered flip-flop. Data at the D inputs, meeting the set-up and hold time requirements, is transferred to the Q outputs on positive-going transitions of the CLOCK input.


Both the MM74C373 and the MM74C374 are being assembled in 20-pin dual-in-line packages with 0.300" pin centers.

Features

- Wide supply voltage range: 3V to 15V
- High noise immunity: 0.45 V_{CC} (typ.)
- \blacksquare Low power consumption
- TTL compatibility:
 - Fan out of 1driving standard TTL
- Bus driving capability
- 3-STATE outputs
- Eight storage elements in one package
 Single CLOCK/LATCH ENABLE and OUTPUT DIS-
- ABLE control inputs 20-pin_dual-in-line_package_with_0.300" centers_t
- 20-pin dual-in-line package with 0.300" centers takes half the board space of a 24-pin package

Order Number	Package Number	Package Description
MM74C373M (Note 1)	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
MM74C373N	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
MM74C374N	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

© 2004 Fairchild Semiconductor Corporation DS005906







Truth Tables

	MM74C373							
Output	Output LATCH D							
Disable	ENABLE							
L	Н	Н	Н					
L	н	L	L					
L	L	х	Q					
Н	Х	Х	Hi-Z					


L = LOW logic level H = HIGH logic level X = Irrelevant

MM74C374

Top View

Output Disable	Clock	D	Q
L	~	Н	Н
L	~	L	L
L	L	Х	Q
L	н	х	Q
н	Х	Х	Hi-Z

 \sim = LOW-to-HIGH logic level transition Q = Preexisting output level Hi-Z = High impedance output state



Absolute Maximum Ratings(Note 2)

Voltage at Any Pin	–0.3V to V_{CC} + 0.3V
Operating Temperature Range (T _A)	
MM74C373	$-55^{\circ}C$ to $+125^{\circ}C$
Storage Temperature Range (T _S)	$-65^{\circ}C$ to $+150^{\circ}C$
Power Dissipation	
Dual-In-Line	700 mW
Small Outline	500 mW
Operating V _{CC} Range	3V to 15V
Absolute Maximum V _{CC}	18V
Lead Temperature (T _L)	
(Soldering, 10 seconds)	260°C

Note 2: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

DC Electrical Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Units
CMOS TO	CMOS	i	•			
V _{IN(1)}	Logical "1" Input Voltage	$V_{CC} = 5V$	3.5			V
		$V_{CC} = 10V$	8.0			
V _{IN(0)}	Logical "0" Input Voltage	$V_{CC} = 5V$			1.5	V
		$V_{CC} = 10V$			2.0	
V _{OUT(1)}	Logical "1" Output Voltage	$V_{CC} = 5V$, $I_{O} = -10 \ \mu A$	4.5			V
		$V_{CC}=10V,\ I_O=-10\ \mu A$	9.0			
V _{OUT(0)}	Logical "0" Output Voltage	$V_{CC} = 5V$, $I_O = 10 \ \mu A$			0.5	v
		$V_{CC}=10V,\ I_O=10\ \mu A$			1.0	v
I _{IN(1)}	Logical "1" Input Current	$V_{CC} = 15V, V_{IN} = 15V$		0.005	1.0	μΑ
I _{IN(0)}	Logical "0" Input Current	$V_{CC} = 15V, V_{IN} = 0V$	-1.0	-0.005		μΑ
I _{OZ}	3-STATE Leakage Current	$V_{CC} = 15V, V_{O} = 15V$		0.005	1.0	μA
		$V_{CC} = 15V, V_{O} = 0V$	-1.0	-0.005		μΛ
Icc	Supply Current	$V_{CC} = 15V$		0.05	300	μΑ
CMOS/LP1	TL INTERFACE					
V _{IN(1)}	Logical "1" Input Voltage	$V_{CC} = 4.75V$	V _{CC} – 1.5			V
V _{IN(0)}	Logical "0" Input Voltage	$V_{CC} = 4.75V$			0.8	V
V _{OUT(1)}	Logical "1" Output Voltage	$V_{CC} = 4.75 V$, $I_O = -360 \ \mu A$	V _{CC} - 0.4			v
		$V_{CC} = 4.75 V$, $I_{O} = -1.6 \text{ mA}$	2.4			ľ.
V _{OUT(0)}	Logical "0" Output Voltage	$V_{CC} = 4.75V, I_{O} = 1.6 \text{ mA}$			0.4	V
OUTPUT D	RIVE (Short Circuit Current)					
ISOURCE	Output Source Current	$V_{CC} = 5V, V_{OUT} = 0V$	-12	-24		mA
		$T_A = 25^{\circ}C$ (Note 3)				
ISOURCE	Output Source Current	$V_{CC} = 10V, V_{OUT} = 0V$	-24	-48		mA
		$T_A = 25^{\circ}C$ (Note 3)				
I _{SINK}	Output Sink Current	$V_{CC} = 5V$, $V_{OUT} = V_{CC}$	6	12		mA
	(N-Channel)	$T_A = 25^{\circ}C$ (Note 3)				
I _{SINK}	Output Sink Current	$V_{CC} = 10V, V_{OUT} = V_{CC}$	24	48		mA
	(N-Channel)	T _A = 25°C (Note 3)				

Symbol	Parameter	Conditions	Min	Тур	Max	Units
	Propagation Delay,	$V_{CC} = 5V, C_1 = 50 \text{ pF}$		165	330	Onita
t _{pd0} , t _{pd1}	LATCH ENABLE to Output	$V_{CC} = 30, C_{L} = 50 \text{ pr}$ $V_{CC} = 10V, C_{L} = 50 \text{ pF}$		70	140	ns
		$V_{CC} = 10V, C_L = 30 \text{ pF}$ $V_{CC} = 5V, C_L = 150 \text{ pF}$		195	390	
		$V_{CC} = 30, C_{L} = 150 \text{ pr}$ $V_{CC} = 10V, C_{L} = 150 \text{ pF}$		85	170	
				05	170	
t _{pd0} , t _{pd1}	Propagation Delay Data	LATCH ENABLE = V _{CC}				
	In to Output	$V_{CC} = 5V, C_{L} = 50 \text{ pF}$		155	310	
		$V_{CC} = 10V, C_{L} = 50 \text{ pF}$		70	140	ns
		$V_{CC} = 5V, C_L = 150 \text{ pF}$		185	370	
		$V_{CC} = 10V, C_{L} = 150 \text{ pF}$		85	170	
t _{SET-UP}	Minimum Set-Up Time Data In	$t_{HOLD} = 0 \text{ ns}$				
	to CLOCK/LATCH ENABLE	$V_{CC} = 5V$		70	140	ns
		V _{CC} = 10V		35	70	
f _{MAX}	Maximum LATCH ENABLE	$V_{CC} = 5V$	3.5	6.7		MHz
	Frequency	$V_{CC} = 10V$	4.5	9.0		
t _{PWH}	Minimum LATCH ENABLE	V _{CC} 5V		75	150	ns
	Pulse Width	$V_{CC} = 10V$		55	110	115
t _r , t _f	Maximum LATCH ENABLE	$V_{CC} = 5V$		NA		
	Rise and Fall Time	$V_{CC} = 10V$		NA		μs
t _{1H} , t _{0H}	Propagation Delay OUTPUT	$R_{L} = 10k, C_{L} = 5 pF$				
	DISABLE to High Impedance	$V_{CC} = 5V$		105	210	
	State (from a Logic Level)	$V_{CC} = 10V$		60	120	ns
t _{H1} , t _{H0}	Propagation Delay OUTPUT	$R_{L} = 10k, C_{L} = 50 \text{ pF}$				
	DISABLE to Logic Level	$V_{CC} = 5V$		105	210	-
	(from High Impedance State)	$V_{CC} = 10V$		45	90	ns
t _{THL} , t _{TLH}	Transition Time	$V_{CC} = 5V, C_{L} = 50 \text{ pF}$		65	130	
		$V_{CC} = 10V, C_L = 50 \text{ pF}$		35	70	ns
		$V_{CC} = 5V, C_L = 150 \text{ pF}$		110	220	115
		$V_{CC} = 10V, C_L = 150 \text{ pF}$		70	140	
C _{LE}	Input Capacitance	LE Input (Note 5)		7.5	10	pF
C _{OD}	Input Capacitance	OUTPUT DISABLE		7.5	10	pF
		Input (Note 5)				
CIN	Input Capacitance	Any Other Input (Note 5)		5	7.5	pF
C _{OUT}	Output Capacitance	High Impedance		10	15	pF
		State (Note 5)				
C _{PD}	Power Dissipation Capacitance	Per Package (Note 6)		200		pF

Note 4: AC Parameters are guaranteed by DC correlated testing. Note 5: Capacitance is guaranteed by periodic testing.

Note 6: C_{PD} determines the no load AC power consumption of any CMOS device. For complete explanation see Family Characteristics Application Note AN-90.


AC Electrical Characteristics (Note 7)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t _{pd0} , t _{pd1}	Propagation Delay,	$V_{CC} = 5V, C_{L} = 50 \text{ pF}$		150	300	
	CLOCK to Output	$V_{CC} = 10V, C_L = 50 \text{ pF}$		65	130	ns
		$V_{CC} = 5V, C_L = 150 \text{ pF}$		180	360	
		$V_{CC} = 10V, C_L = 150 \text{ pF}$		80	160	
t _{SET-UP}	Minimum Set-Up Time Data In	t _{HOLD} = 0 ns				
	to CLOCK/LATCH ENABLE	$V_{CC} = 5V$		70	140	
		$V_{CC} = 10V$		35	70	ns
t _{PWH} , t _{PWL}	Minimum CLOCK Pulse Width	$V_{CC} = 5V$		70	140	
		$V_{CC} = 10V$		50	100	ns
f _{MAX}	Maximum CLOCK Frequency	$V_{CC} = 5V$	3.5	7.0		MHz
		$V_{CC} = 10V$	5	10		
t _{1H} , t _{OH}	Propagation Delay OUTPUT	$R_L = 10k, C_L = 50 \text{ pF}$				
	DISABLE to High Impedance	$V_{CC} = 5V$		105	210	ns
	State (from a Logic Level)	$V_{CC} = 10V$		60	120	
t _{H1} , t _{H0}	Propagation Delay OUTPUT	$R_L = 10k, C_L = 50 pF$				
	DISABLE to Logic Level	$V_{CC} = 5V$		105	210	
	(from High Impedance State)	$V_{CC} = 10V$		45	90	ns
t _{THL} , t _{TLH}	Transition Time	$V_{CC} = 5V, C_{L} = 50 \text{ pF}$		65	130	
		$V_{CC} = 10V, C_L = 50 \text{ pF}$		35	70	ns
		$V_{CC} = 5V, C_L = 150 \text{ pF}$		110	220	
		$V_{CC} = 10V, C_L = 150 \text{ pF}$		70	140	
t _r , t _f	Maximum CLOCK Rise	$V_{CC} = 5V$	15	>2000		
	and Fall Time	$V_{CC} = 10V$	5	>2000		μs
C _{CLK}	Input Capacitance	CLOCK Input (Note 8)		7.5	10	pF
C _{OD}	Input Capacitance	OUTPUT DISABLE	İ	7.5	10	pF
		Input (Note 8)				
C _{IN}	Input Capacitance	Any Other Input (Note 8)	İ	5	7.5	pF
C _{OUT}	Output Capacitance	High Impedance	İ	10	15	pF
		State (Note 8)		1		
C _{PD}	Power Dissipation Capacitance	Per Package (Note 9)		250		pF


Note 7: AC Parameters are guaranteed by DC correlated testing.

Note 8: Capacitance is guaranteed by periodic testing.

Note 9: C_{PD} determines the no load AC power consumption of any CMOS device. For complete explanation see Family Characteristics Application Note AN-90.




MM74C373 • MM74C374





www.fairchildsemi.com

8



MM74C373 • MM74C374





MM74C373 • MM74C374 3-STATE Octal D-Type Latch • 3-STATE Octal D-Type Flip-Flop

11